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I. INTRODUCTION
A S a result of process scaling, MCU is becoming one of the most significant issues for large scale integration (LSI) reliability since it can flip several stored values on static random access memories (SRAMs) and cannot be recovered by error correction code (ECC) [1] . In a 65-nm process, MCUs are observed in FFs and increase soft-error rates of radiation-hardened FFs such as multiple modular redundancy [2] , [3] . Single event multiple transients (SEMTs) are also reported by neutron and heavy-ion experiments [4] , [5] . In a future advanced process, it is impossible to improve soft-error resilience of flipflops without considering such multiple errors.
The parasitic bipolar effect is considered as a source of multiple errors. It is caused by well-potential perturbation due to a particle hit [6] , [7] . Since well-potential perturbation is strongly affected by well-contact density [8] , MCU rates also depend on the distance from well-contacts [9] , the angle of particle [10] , [11] and back bias [6] . Reference [12] also shows parasitic bipolar effect increases widths of single event transient (SET) pulses. Parasitic bipolar and well-potential perturbation are significant phenomena that cause single and multiple errors. For estimating soft error rate from circuit-level simulations and improving soft-error resilience, it is necessary to measure well-potential perturbation caused by a particle hit and evaluate relationship between well-potential perturbation and soft errors. However, no one shows measurement results of well-potential perturbation caused by a particle hit. Only simulation results are reported in [7] , [8] , [11] .
In this paper, we show actual measurement results of well-potential perturbation by neutron irradiation using well-potential perturbation detectors based on [13] . We also show the relationship between well-potential perturbations and MCU occurrences on FFs. Test structures are fabricated in a 65-nm bulk CMOS process and they can measure duration time of perturbation with 5 m spatial resolution at two voltage levels. Accelerated tests were carried out by the spallation neutron beam at Research Center for Nuclear Physics (RCNP), Osaka University.
This paper is organized as follows. Section II explains the test circuit structure in detail. Section III shows our neutron-beam experimental setups in RCNP, followed by Section IV which discusses experimental results. Section V concludes this paper. Fig. 1 shows unit circuits of the well-potential perturbation detector [13] . They consist of AND/OR chains and two time-todigital converters (TDCs) based on the ring oscillator [14] . An input port of each logic gate is connected to the P-well or N-well through an inverter. If a particle hit on a chip and well-potential is elevated over the threshold voltage, the inverter is flipped until well-potential goes back to less than the threshold voltage. Therefore, well-potential perturbation is converted to a rectangular pulse by the inverter and it propagates through the logic chain. Finally, the TDC detects well-potential perturbation and measures its duration. The measurable voltage level of the proposed circuit is determined by the threshold voltage of the inverter, which can be easily changed by skewing transistor sizes of inverters. Fig. 2 shows a block diagram of the fabricated test circuit. The purposes of this test circuit are as follows.
II. TEST CIRCUIT STRUCTURE
• To measure the relationship between well-potential perturbation and MCUs on FFs.
• To reveal that SEU on FFs can be detected by measuring well-potential perturbation. If SEU is strongly correlated, it can be detected by proposed circuit and built-in current sensors [15] .
• To obtain the characteristics of well-potential perturbation caused by a neutron strike such as dependence of the wellcontact distance. As shown in Fig. 2 , FF arrays and two types of detectors are implemented every 5 m. FFs arrays are composed of a 60 100-bit shift register. Fig. 3 shows the schematic diagram of the implemented FF. Tap-cell arrays are inserted into every 50 m. The tap-cell is constructed by N-well and P-well contacts and it stabilizes well-potential. There are 10 columns of FF arrays and detectors between two tap-cell columns. The threshold voltages of detectors are 0.4 V and 0.6 V. The latter threshold voltage, 0.6 V is equal to the threshold voltage value above which the current flows to PN diode between well and drain regions. We assume that if an MCU is caused by the parasitic bipolar effect, the proposed circuit detects 0.6 V perturbation of well-potential whenever an MCU occurs on FFs. The 0.4 V perturbation detector is fabricated to detect SEUs and also to duplicate perturbation detector and remove wrong detections by an SEU on 0.6 V perturbation detector.
In this test circuit, duration time of well-potential perturbations is measured with 5 m spatial resolution at two voltage levels, 0.4 V and 0.6 V. In order to remove the parasitic bipolar effect on the chains caused by well-potential perturbation, they are placed on wells isolated from the measured ones. Fig. 4 shows a test chip micrograph fabricated in a 65-nm bulk CMOS process. It is implemented by tapless standard cells [16] on a twin-well (dual-well) structure. In order to measure neutron-induced well-potential perturbation and MCU rates on FFs, a 6000 (60 100) bit shift register is implemented and its total area is 0.5 0.6 mm on a 2 4 mm die.
III. EXPERIMENTAL SETUP
Accelerated tests were carried out at RCNP. Fig. 5 shows the neutron beam spectrum compared with the terrestrial neutron spectrum at the ground level of Tokyo. The average acceleration factor is . In order to increase error counts, we measured 28 chips at the same time using stacked device under test (DUT) boards. An engineering LSI tester is used to control DUTs and collect shifted error data. During irradiation, stored values of the shift register are initialized to "ALL0" and clock signal is fixed to "1" to keep master latches on FFs in the hold state. Stored values are retrieved every five minutes.
IV. EXPERIMENTAL RESULTS AND DISCUSSIONS
In this section, we show measurement results of well-potential perturbation and soft errors on FFs. To show measurement results shortly, we use these abbreviations as shown in Table I . Table II shows the total number of SEUs, MCUs and WPPs.
A. Relationship Between Well-Potential Perturbations and Soft-Error on FFs
shows the number of flips on 2 bit FFs between vertically-contacted cells, whose master latches are separated by 0.7 m.
shows the number of flips on 2 bit FFs between horizontally-contacted cells, whose master latches are separated by 5 m. The rates of WPPs are about 1-4x bigger than the SEU rate on FFs. It is because well-potential perturbation may happen without SEUs when a particle hits on the circuit blocks which do not cause an SEU such as clock buffers or slave latches in the transparent state. successive hits by one ion [3] . In the fabricated technology, the parasitic bipolar effect is a critical issue for soft-error resilience on redundant flip-flops.
As shown in Fig. 6 and our previous work [13] , WPP is weakly overlapped with SEUs on FFs. The WPP detector or bulk built-in current sensor cannot detect all SEU on FFs. However, it can be used as an error detector for redundant FFs because WPP is almost overlapped with MCUs on FFs. The proposed detector and a roll-back function increase soft-error resilience of a radiation-hard system using redundant FFs by 20 times since 95% (35/37) of MCUs can be detected by the proposed detector. Table III shows the average duration time of WPPs when a soft error on FF occurs with WPP. When MCU occurs on FFs, well-potential is perturbed for about 1000 ps at 0.4 V. Especially in the case of horizontal MCU occurrence, it is perturbed for 1 400 ps at 0.4 V and for 1 200 ps at 0.6 V.
B. Characterization of Well-Potential Perturbations
Here, we show measurement results of WPPs. . This is because the transistor width and drain area of pMOS are larger than that of nMOS. However, the number of WPPs[N, 0.6 V] is smaller than those of WPPs[P, 0.6 V]. We assume that electrons generated by a neutron strike in N-well are diffused more quickly and N-well-potential is not easily reduced since the electron mobility is bigger than the hole mobility. The spatial range of N-well-potential perturbations is wider than that of P-well-potential perturbations. The difference of the spatial ranges is also caused by the difference of N-well and P-well structures. Our test chip is implemented with the twin-well structure. The depth of N-well is much thinner than P-well (P-substrate). it is caused by the diffusion current flowing into a PN junction between P-well and N-well. The number of P-well-potential perturbation is small detected by the #10 detector which is nearest to tap-cells. Therefore, even if tap-cells are inserted every 5 m, MCU rate on FFs is not reduced drastically. In order to reduce WPPs and MCU rate on FFs, we should not fabricate a chip composed of tapless standard cells. It must be composed of conventional standard cells which have well-contacts under their power and ground rails.
V. CONCLUSION
We show measurement results of well potential perturbation caused by a particle hit from spallation neutron irradiation. The implemented detectors can measure duration time of well-potential perturbation with 5 m spatial resolution at two voltage levels, 0.4 V and 0.6 V. Experimental results by neutron irradiation on a 65-nm bulk CMOS show that rate of well-potential perturbation is 1 to 4 times bigger than the SEU rate on FFs and perturbation durations of over 1 000 ps are also measured. 95% of MCUs are detected simultaneously with well potential perturbation. There is a very strong overlap between well-potential perturbation and MCUs on FFs. To reduce MCU rates on FFs or SEU rates on redundant FFs, a chip must be composed of conventional standard cells which have well-contacts under their power and ground rails.
